Quantum Optimisation Systems
- Constraint-preserving mappings for routing and allocation on annealing and gate-based hardware.
- Variational circuit co-design with classical solvers to balance noise and solution quality.
- Hardware-in-the-loop validation emphasising robustness, interpretability, and resource-aware benchmarking.